#### your friend the computer (aka computer architecture)

#### unix weapons school

CC3.0 share-alike attribution copyright © 2013 nick black

Given system S, and problem P, we will implement P, using the resources of S, subject to some constraint.

That constraint is typically to minimize either:

- time to completion,
- power to completion, or
- time to completion · utilization.<sup>1</sup>

Proving that these constraints have been met is clearly dependent upon the details of both P and S.

<sup>&</sup>lt;sup>1</sup>Constrained by some minimum utilization.

How can we know when we're "done"? Absolute measurements can be taken in terms of the system's theoretical **peak** perf.

Peak is a slippery concept. What follows is my opinion:

- "Peak" seems most *precisely* defined in terms of the ISA of S (which might be irrelevant to our problem).
- "Peak" seems most *correctly* defined in terms of the best possible solution to *P* (which might be unknown).
- "Peak" seems most *productively* defined in terms of the instructions our actual implementation would use in the absence of structural hazards.

In my experience, it is generally misleading to compare how closely different P approach their own peaks. Most often, we use "peak" within the context of a small section of code.

### Synchronous processors

Start in some initial state, and evolve in discrete timesteps according to some primitive recursive function closed on that state.

Each time step is a *cycle*(**c**). 1GHz  $\implies$  1ns **c**-time ( $\phi$ ).

"Running a program" is the act of denoting words of this state as "current instructions", causing them to drive control flow.

- Static instructions: Instructions in a sequence
- Dynamic instructions: Instructions executed in a sequence
- IPC: Instructions per c
- CPI: c per instruction

Instructions lie at the boundary between those abstractions we control, and those we merely exploit.

Means of reducing  $P_{time}$  are finite:

$$P_{time} = Inst_{dynamic} \cdot CPI_{avg} \cdot \nu \tag{1}$$

- **Q** Reduce **c**-time (better  $\mu$ architecture, better materials,  $\uparrow V_{DD}$ )
- Require fewer instructions (SIMD, better code, better algorithms, more powerful instructions, AQC)
- Add time (MIMD)

#1 is an exhausted technique. Understanding why will require a detour into electrical engineering. Hold on tight!

#### **c**-time

Taken to the limit, we can run asynchronously (measured in FO4 inverter delays):

$$\phi = \phi_{logic} \tag{2}$$

Asynchronous circuits are hard, so we clock. Our clock period must be at least the maximum *logic time* (the sum propagation delays along those gates and traces composing the longest circuit in the system):

$$\mathbf{c} = \phi_{logic_{max}} \tag{3}$$

We'll want to preserve our logic's outputs, and use them as inputs. Latches have a setup time and a hold time<sup>2</sup>, the sum of which constitutes latch delay:

$$\mathbf{c} = \phi_{logic_{max}} + \phi_{latch} \tag{4}$$

Our clock distribution network is less than ideal. We must allow for jitter<sup>3</sup> (divergence from the specified waveform<sup>4</sup>) and skew (differences in time of arrived signals):

$$\mathbf{c} = \phi_{logic_{max}} + \phi_{latch} + \phi_{jitter} + \phi_{skew} \tag{5}$$

<sup>2</sup>Also a contamination delay, which is critical to reading and writing a register in the same cycle.

<sup>3</sup>*Phase jitter* (absolute deviation), *period jitter*  $(\Delta_n \frac{\phi_{phase}}{t})$ , and *c-to-c jitter*  $(\Delta_n \frac{\phi_{period}}{t})$ .

<sup>4</sup>Typically a 50% duty-cycle square wave.

CS4803UWS at the Georgia Institute of Technology

The number of transistors on an IC doubles every  $\phi_{Moore}$  (i.e., transistor packing grows exponentially). Chip area is decisively *not* growing exponentially, so transistor areas must be shrinking.

**w00t!** More transistors means wider SIMD, more integrated functionality, bigger on-die caches, more cores per physical package, or more physical packages per wafer (with implied price savings). Less area per transistor means less capacitance means less current required to switch means less time to switch (faster devices, w00t!) means less work done means less power drawn means less heat dissipated<sup>5</sup>.

argh! Interconnect lines show greater resistance with reduced dimension. More transistors, everything else being equal, mean more power draw<sup>6</sup>. When channel length L ~ depletion layer widths, *short-channel effects*<sup>7</sup> come into play. Less junction material amplifies the effect of dopant fluctuations<sup>8</sup>. Electrons tunnel more easily across the oxide from gate to channel. Voltages must be reduced to combat HCl, but carrier velocity  $\nu = \mu_{SC}E = \frac{\mu_{SC}V_{DS}}{L} \implies t = \frac{L}{\nu} = \frac{L^2}{\mu_{SC}V_{DS}}$  (slower devices, argh!).

But mainly w00t. Thanks, CMOS technologists!

CS4803UWS at the Georgia Institute of Technology

<sup>&</sup>lt;sup>5</sup>Which itself means lower-power, more reliable, faster (w00t!) devices.

<sup>&</sup>lt;sup>6</sup>This can be more than offset by needing fewer cycles for a given problem.

<sup>&</sup>lt;sup>7</sup>Effects like DIBL, velocity saturation, impact ionization, surface scattering, and dread hot carrier injection.

<sup>&</sup>lt;sup>8</sup>Though dopant density goes up to combat CLM and thus DIBL.

### Metal oxide semiconductors I

Let's calculate negative MOS. With no mobile carriers,  $I_{D_C} = 0$ .  $V_{GS}^+$  is applied to the gate, attracting electrons as  $V_{GS}$  exceeds the threshold voltage  $V_{TH}$ , establishing a salient.  $I_{D_{TL}} = \frac{\mu_n C_{oxn}^* W}{2L} \left[ 2(V_{GS} - V_{TH}) V_{DS} - V_{DS}^2 \right]$ , growing linearly with  $V_{GS}$ . Once  $V_{D_{Sat}} \triangleq V_{GS} - V_{D_{TH}} \ge V_{DS}$ , a conducting channel exists from source to drain, and  $I_{D_{Sat}} = \frac{\mu_n C_{oxn}^* W}{2L} \left[ V_{GS} - V_{TH} \right]^2$ . We call these three modes *cutoff, linear,* and *saturation*. This switch requires discharging the charge in our nMOSFET:

$$\tau_{pHL} \approx \frac{\text{charge on } C_L}{2*\text{NMOS discharge current}} = \frac{L_n C_L V_{DD}}{W_n \mu_n C_{ox}^* \left(V_{DD} - V_{TH}\right)^2}$$
(6)

Where appropriate, pMOS reverses the signs<sup>9</sup>.



<sup>9</sup>Using holes, not  $e^+$  (positrons).

CS4803UWS at the Georgia Institute of Technology

# Metal oxide semiconductors II

Drain and source are doped opposite the substrate. L is gap between source and drain. W is width of source/gate/drain<sup>10</sup>.  $T_{ox} < 2$ nm. Circuit speed increases with increasing  $I_{on}$  which increases with decreasing  $V_{TH}$ .

#### nMOS

- $V_{GS}, V_{DS}, I_D$  are positive
- Gate voltage  $V_{GS}$  increases
- Negative doping (n+)
- $e^-$  is charge carrier
- $\bullet\,$  Current flows when output is low
- $\bullet\,$  Carries a strong 0 and a weak 1
- Bulk connected to ground
- *I<sub>D</sub>* is drain-to-source

<sup>10</sup>W/L is known as the *drain current capability*. CS4803UWS at the Georgia Institute of Technology

### pMOS

- $V_{GS}, V_{DS}, I_D$  are negative
- Gate voltage  $V_{GS}$  decreases
- Positive doping (p+)
- Holes are charge carrier
- Current flows when output is high
- Carries a strong 1 and a weak 0
- Bulk connected to supply ( $V_{DD}$ )
- *I<sub>D</sub>* is source-to-drain

# **CMOS** Inverter

We'd like timing and other properties to be independent of whether we're going high or low, and not to draw power in a steady state. Symmetric CMOS inverters  $(V_{T_n} = |V_{T_p}| \text{ and } K_n = K_p (K_{foo,ox} \triangleq \frac{\mu_{foo}\kappa_{ox}}{T_{ox}} (\mu = \text{electron mobility in } foo, \kappa = \text{relative permittivity in } ox, \text{ and } T = \text{thickness of insulator oxide } ox))) draw power only while switching, maximize use of clocks, and require only a pMOS and nMOS transistor in series.$ 



$$V_{IN} = 0 \implies V_{OUT} = V_{DD}$$

•  $V_{GS_n} = 0 < V_{TH_n}$  $\implies$  nMOS off

• 
$$V_{SG_p} = V_{DD} > -V_{TH_p}$$
  
 $\implies$  pMOS on

 $V_{IN} = V_{DD} \implies V_{OUT} = 0$ 

• 
$$V_{GS_n} = V_{DD} > V_{TH_n}$$
  
 $\implies$  nMOS on

•  $V_{SG_p} = 0 < -V_{TH_p}$  $\implies$  pMOS off



Given inverters, we can build (functionally complete) NORs and NANDs<sup>11</sup>...



... given NORs and NANDs, we can build universal computers...



 $^{11}\mathrm{CMOS}$  NOR/NAND in 4 transistors each; TTL multiemitters requires 5 for NOR vs. 4 for NAND.

CS4803UWS at the Georgia Institute of Technology Your Friend the Computer (aka computer architecture)

Draw greatest power only when changing state...<sup>12</sup>

$$P_{dynamic} = \alpha C_L V_{DD}^2 \nu \tag{7}$$

$$\begin{array}{l} P \ \ {\rm Dynamic \ power} \ \left( W = J/s = \frac{m^2 \cdot kg}{s^3} \right) \\ C_L \ \ {\rm Load \ capacitances} \ \left( F = \frac{A^2 \cdot s^4}{m^2 \cdot kg} \right) \\ \alpha \ \ {\rm Activity \ factor} \\ V_{DD} \ \ {\rm Supply \ voltage} \ \left( V = \frac{m^2 \cdot kg}{A \cdot s^3} \right) \end{array}$$

u Frequency (1/s)

**NB:**  $P_{dynamic}$  increases with the square of  $V_{DD}$ .

$$^{12}\text{Though, as}\ \nu \rightarrow \infty\text{, } \frac{T_{switching}}{T_{total}} \rightarrow 1.\ldots$$

CS4803UWS at the Georgia Institute of Technology

# CMOS static power

... but always consume *some* power:

$$P_{static} = I_{static} \cdot V_{DD} \tag{8}$$

 $P \text{ Static power } (W = V \cdot A)$   $I_{static} \text{ Static current } (I_{subth}^{13} + I_{tunnel}^{14} + I_{leakage}^{15}, A)$  $V_{DD} \text{ Supply voltage } (V)$ 

This has become more important as transistor count has increased and sizes have shrunk, both for reasons mentioned earlier and because dynamic power has fallen.

**Implication:** power draw is independent of actual state. **Implication:** for fixed work, lower  $\nu$  usually cannot save power.

<sup>15</sup>Leakage through the insulator

CS4803UWS at the Georgia Institute of Technology

<sup>&</sup>lt;sup>13</sup>Leakage between MOS source and drain

<sup>&</sup>lt;sup>14</sup>Leakage across semiconductor junctions

Why do we care?

#### General purpose processors won't see large $\nu$ increases<sup>16</sup>.

Recall that **c**-time  $> \phi_{logic_{max}}$ . Reducing the maximum logic delay (without sacrificing computational power per instruction) generally requires pipelining. As we add pipeline stages, we lose more and more **c** to |stage|-bounded delays, especially branch mispredictions.

Power requirements for clock distribution increase linearly with frequency. As does dynamic power draw. As does CPI. Jitter tolerances are approached more closely. These lost c are not free.

Frequency cannot hide non-computational delay. A 800ns off-die access is 800ns no matter one's frequency.

<sup>&</sup>lt;sup>16</sup>In the absence of serious overclocking, anyway.

Fully generally, instructions map input states to output states.

- A machine could contain in ROM a lookup table containing every possible function from 2<sup>n∗word</sup> ⇒ 2<sup>m∗word</sup>. Each instruction specifies inputs, outputs, and a map selection<sup>17</sup>.
- A machine could allow each instruction to specify a single lookup table implementing a single such map<sup>18</sup>.
- "Arithmetic MISC" provides universal computation via a single arithmetic instruction operation, memory addresses, and a conditional branch target in every instruction.
- "Transport-triggered MISC" (sometimes called ZISC) involves memory-mapped functional units and a branch. All MISC schemes require the ability to modify one's own code<sup>19</sup>.

<sup>17</sup>Calculate this ROM's size, and the minimum instruction size.

<sup>18</sup>Calculate the minimum necessary instruction size.

<sup>19</sup>Prove this.

CS4803UWS at the Georgia Institute of Technology

# Special registers

#### Often read-only/privileged/require special instructions.

- EIP: Read-only. Instruction pointer
- EFLAGS: Flags register. Contains IOPL/CPL (POPF/IRET)
- CR0: Machine Status Control Word (LMSW, 286+)
- CR2: Read-only. Page fault addresses (386+)
- CR<sub>3</sub>(PDBR): Page Directory Base Reg. (386+)
- MXCSR SSE Control Status Reg. (LD/STMXCSR, PIII+)
- DR<sub>0</sub>, DR<sub>1</sub>, DR<sub>2</sub>, DR<sub>3</sub>, DR<sub>7</sub>: Debug Reg.
- CS, DS, ES, FS, GS, SS: Segment Reg.
- TR: Task Register (LTR/STR)
- GDTR: Global Descriptor Table Reg. (LGDT/SGDT, 286+)
- LDTR: Local Descriptor Table Reg. (LLDT, 286+)
- *IDTR*: Interrupt Descriptor Table Reg. (LIDT/SIDT, 286+)
- TPR: Task Priority Reg.
- PPR: Process Priority Reg.
- TSC: Timestamp Counter (RDTSC, Pentium+)
- PMC<sub>n</sub>: Performance Monitoring Counters (RDPMC, MMX+)
- MSR<sub>n</sub>: Model-Specific Reg. (RD/WRMSR, Pentium+)

- Read ports pace superscalability
- Write ports pace instruction retire
- Register width paces bit parallelism
- Architectural registers pace memory accesses
- Physical registers pace OOO hiding of false dependency

- Architectural registers are exposed as PRAM or a stack
- SRAM cells + read/write lines + decoder tree + sense amps
- One internal bit line per bit of read port
- Two internal bit lines per bit of write port
- One word line per entry
- Transistor area grows linearly with number of ports
- Wire pitch area grows with square of number of ports
- Hence: register banking

We can only hit peak during sequences of code which fully utilize arithmetic resources. Registers must provide throughput at least equivalent to the processor's arithmetic throughput.<sup>20</sup>

**THUS**, a memory lacking throughput greater than or equal to the ratio of arithmetic/register throughput to arithmetic intensity (**c** per word) will not be able to sustain peak.

<sup>&</sup>lt;sup>20</sup>In a classic load/store RISC architecture, arithmetic instructions operate only on registers. In a machine admitting memory addresses as inputs to arithmetic operands, such instructions will exhibit greater latency and lesser throughput than their register-direct counterparts (though not always; see Intel NetBurst/Core "μ-fusion").

# FRONTEND

# Sandy Bridge frontend

The modern x86 frontend is tremendously complicated<sup>21</sup> due to its inherited ISA, yet it manages to deliver µops to the superscalar dataflow-ordered execution core at full throughput. How?

- 16B/c fetches from 32KB 8-way<sup>22</sup> I\$
- Speculative decoding at each of fetch's 16B
- 1 complex decoder, 3 simple decoders
- 32 sets of 8 ways of 6 μop μl\$ ("decoded I\$")
- 28μop μL\$ ("Loop stream detector") per thread<sup>23</sup>
- 4μop/c renamer-scheduler
- Macro- and μ-fusion

CS4803UWS at the Georgia Institute of Technology

 $<sup>^{21}</sup>$ Indeed. it is this dense frontend which made things like 31-stage pipelines even feasible (Northwood's "execution" cycle was 17 of 20). The Loop Stream Decoder (present since Nehalem) effectively shortens the pipeline by bypassing the decoding frontend.

<sup>&</sup>lt;sup>22</sup>4-way on Nehalem

 $<sup>^{23}\</sup>text{On}$  HyperThreaded Ivy Bridge, 56  $\mu\text{ops}$  if one logical core is inactive.

- Instruction fetch miss (7c for ITLB miss + 2TLB hit)
- 3c for each non-REX length changing prefix<sup>24</sup>
- Instruction decode delay / MSROM access
- Reservation stations full / ROB full
- Self-modifying code flushes all pipelines/cache

We cannot have more instructions in flight than we have ROB entries. We cannot have more instructions for a given set of ports in flight than we do reservation stations at those ports.

<sup>24</sup>6**c** for any fetch containing an LCP on Nehalem

CS4803UWS at the Georgia Institute of Technology

### Superscaler

An ALU contains numerous functional units—address generation, shifting, basic arithmetic, etc. The transistor budget for functional logic is typically dwarfed by that of cache<sup>25</sup>.

It would be reasonable, then, to execute multiple instructions at a time (not staggered, as in a pipeline, but truly synchronously). This ought be possible so long as

- There are no true dependencies between the instructions, and
- The instructions use different functional units

Analyzing the instruction stream for such dependencies would add to our  $\phi_{logic_{max}}$ , increasing **c**-time and reducing frequency<sup>26</sup>.

Attempts—EPIC/VLIW—were made to have the compiler perform this analysis itself. Compiler technology was (is?) not up to the task, due largely to the difficulty of modeling varied caches.

CS4803UWS at the Georgia Institute of Technology

<sup>&</sup>lt;sup>25</sup>This is not true on manycore architectures such as NVIDIA's CUDA.

<sup>&</sup>lt;sup>26</sup>There would also be a cost in transistors, of course.

# BACKEND

### **Pipelines**

In and of itself, pipelining does not improve performance. A scaler pipelined processor continues to retire, at best, 1 instruction per c.

The advantage of pipelining is that, by reducing the number of gates and traces a signal travels in a  $c_i$ , we reduce  $\phi_{loaic_{max}}$ , and can thus increase v, increasing our available **c** per unit time. Also, it can hide absolute delays<sup>27</sup>, such as the dependency analysis necessary for compiler-oblivious superscaler operation, or the complicated decoding necessary for x86 instructions.

We pay<sup>28</sup> for these extra  $\mathbf{c}$  whether we can exploit them or not. The effects of delays are amplified; a 400ns off-die DRAM access blocks for 200c at 500MHz, but 1200c at 3GHz.

The techniques by which the execution plane is kept full are collectively known as out-of-order execution.

CS4803UWS at the Georgia Institute of Technology

<sup>&</sup>lt;sup>27</sup>Upon reaching steady state.

<sup>&</sup>lt;sup>28</sup>When the processor is running at full frequency, anyway.

Can we describe an ideal von Neumann/Harvard machine?

- Infinitely many registers
- Infallible branch prediction
- Infallible dealiasing
- Single-cycle, non-blocking caches
- Infinitely many issues/retires per c

This processor will proceed governed only by true dependencies; we call this the *dataflow rate*<sup>29</sup>.

 $<sup>^{29}</sup>$  Value prediction has been studied to exceed the dataflow rate. It's not very awesome.

- *Register renaming* eliminates WAW/WAR hazards
- Branch prediction generates branch statuses earlier
- Target prediction generates branch targets earlier
- Speculative execution performs work based on predictions
- Predication is branchless conditional execution
- Disambiguation allows loads and stores to be reordered

- Store forwarding stalls / memory intermediates
- Data migration across execution domains
- False dependencies due to flag regs / partial regs
- Retirement station bandwidth exceeded

Cause	Penalty	Ameliorations
Reduced-throughput instructions	$\leq$ ALU pipeline length	Str. reduction / pipeline ALU
L1 cache hit	Very few c	Multiport/pipelined L1
False dependency	Handful of <b>c</b>	Register renaming
True / unrenamable dependency	Handful of <b>c</b>	Value prediction, OOO
Decoding/execution/retirement stalls	Handful of <b>c</b>	More/better hardware
Startup / pipeline flush	Pipeline length	Shorten pipeline
Branch misprediction	~Pipeline length	Branch prediction, µcaches, predication, shorten pipeline
L1 D\$ miss (L2 D\$ cache hit)	$\leq$ L2 time (<10c)	Faster L2, bigger L1, non-temporal L/S, OOO
L1 I\$ miss (L2 I\$ cache hit)	L2 time (<10c)	Faster L2, bigger L1
Procedure call	Dozens of <b>c</b>	Register windows, inlining
System call	Hundreds of <b>c</b>	Call gates
L2 cache miss	Memory access time	Bigger/better L2
Thread switch		
TLB miss		
Process switch		
Access resident page via MMU	Hundreds of <b>c</b>	Larger caches, better bus
Bus lock (atomics, UC accesses <sup>30</sup> )	Bus + exclusion	Coherence protocols
Access faulted page via DMA+MMU		
Load via FSB PIO		
Mutual exclusion	Arbitrary	Transactional memory, RCU

<sup>30</sup>Including pagewalks of uncacheable tables.

CS4803UWS at the Georgia Institute of Technology

### Optimization methodology

Are we hitting peak? If not, let's account for each cycle:

Are we fully utilizing the system?

- No. Why not?
  - Contention among threads?
  - Blocking on I/O?
  - Incomplete exploitation of multiple processors / SIMD?
- Yes. Are we issuing µops?
  - No. What's causing our frontend stall?
    - Store-forwarding?
    - LCP delay?
    - Cache miss?
- Yes. Are we retiring µops?
  - No. What's clogging our backend?
    - Branch mispredictions?
    - Dependency chains?

Yes. Look for strength reduction or new algorithms.

CS4803UWS at the Georgia Institute of Technology

### Recommended reading

- Andi Kleen. "Linux multi-core scalability" (2009).
- Doug Carmean and Eric Sprangle. "Increasing Processor Performance by Implementing Deeper Pipelines" (2002).
- Ulrich Drepper. "What Every Programmer Needs to Know About Memory" (2007). Linux Weekly News, in eight parts.
- Paul McKenney. "Transactional Memory Everywhere" (2012).
- Ward and Halstead. "Computation Structures" (1990).
- Fisher et al. Embedded Computing: A VLIW Approach (2004).
- John Shen and Mikko Lipasti. Modern Processor Design (2004) and "Exceeding Dataflow Limit via Value Prediction" (1996).
- Agner Fog. The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers (regularly updated). http://www.agner.org.
- Bruce Shriver and Bennett Smith. The Anatomy of a High-Performance Microprocessor: A Systems Perspective (1998).
- Intel 64 and IA-32 Architectures Optimization Manuals.

"The purpose of abstraction is not to be vague, but to create a new semantic level in which one can be absolutely precise." —Edsger Dijkstra

"The most amazing achievement of the computer software industry is its continuing cancellation of the steady and staggering gains made by the computer hardware industry." —Henry Petroski

"First you learn the value of abstraction. Then you learn the cost of abstraction. Then you're ready to engineer."

—Kent Beck