<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://nick-black.com/dankwiki/index.php?action=history&amp;feed=atom&amp;title=File%3AMemoryhierarchy.png</id>
	<title>File:Memoryhierarchy.png - revision history</title>
	<link rel="self" type="application/atom+xml" href="https://nick-black.com/dankwiki/index.php?action=history&amp;feed=atom&amp;title=File%3AMemoryhierarchy.png"/>
	<link rel="alternate" type="text/html" href="https://nick-black.com/dankwiki/index.php?title=File:Memoryhierarchy.png&amp;action=history"/>
	<updated>2026-07-22T23:03:57Z</updated>
	<subtitle>Revision history for this page on the wiki</subtitle>
	<generator>MediaWiki 1.46.0</generator>
	<entry>
		<id>https://nick-black.com/dankwiki/index.php?title=File:Memoryhierarchy.png&amp;diff=1061&amp;oldid=prev</id>
		<title>Dank: Diagram (from Patterson &amp; Hennessy&#039;s &#039;&#039;Computer Architecture: A Quantitative Approach&#039;&#039;) of a hypothetical memory hierarchy&#039;s path from virtual address access to L2 cache access. 8K pages, direct-mapped 256-entry TLB, direct-mapped 8K L1 (64 byte lines), </title>
		<link rel="alternate" type="text/html" href="https://nick-black.com/dankwiki/index.php?title=File:Memoryhierarchy.png&amp;diff=1061&amp;oldid=prev"/>
		<updated>2009-09-21T14:15:20Z</updated>

		<summary type="html">&lt;p&gt;Diagram (from Patterson &amp;amp; Hennessy&amp;#039;s &amp;#039;&amp;#039;Computer Architecture: A Quantitative Approach&amp;#039;&amp;#039;) of a hypothetical memory hierarchy&amp;#039;s path from virtual address access to L2 cache access. 8K pages, direct-mapped 256-entry TLB, direct-mapped 8K L1 (64 byte lines), &lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;Diagram (from Patterson &amp;amp; Hennessy&amp;#039;s &amp;#039;&amp;#039;Computer Architecture: A Quantitative Approach&amp;#039;&amp;#039;) of a hypothetical memory hierarchy&amp;#039;s path from virtual address access to L2 cache access. 8K pages, direct-mapped 256-entry TLB, direct-mapped 8K L1 (64 byte lines), direct-mapped 4M L2 (64 byte blocks), 64-bit virtual address, 40 bit physical address.&lt;/div&gt;</summary>
		<author><name>Dank</name></author>
	</entry>
</feed>