RDRAND - revision history

Dank at 01:49, 24 January 2012

2012-01-24T01:49:36Z

← Older revision		Revision as of 01:49, 24 January 2012
Line 20:		Line 20:
	* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]		* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]
	* IEEE Spectrum's September 2011 article, [http://spectrum.ieee.org/computing/hardware/behind-intels-new-randomnumber-generator "Behind Intel's New Random-Number Generator"]		* IEEE Spectrum's September 2011 article, [http://spectrum.ieee.org/computing/hardware/behind-intels-new-randomnumber-generator "Behind Intel's New Random-Number Generator"]
	==~~Thanks~~==		==Corrections==
	* David Johnston of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!		* David Johnston of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!

	[[CATEGORY: X86]]		[[CATEGORY: X86]]

Dank: /* DRNG Implementation */

2011-12-18T20:15:28Z

DRNG Implementation

← Older revision		Revision as of 20:15, 18 December 2011
Line 9:		Line 9:
	** Each seed requires at least two healthy values (per-sample result)		** Each seed requires at least two healthy values (per-sample result)
	** "In the rare event a DRNG fails at runtime, it will cease to issue random numbers"		** "In the rare event a DRNG fails at runtime, it will cease to issue random numbers"
			*** There seems no way to detect this situation save executing RDRAND and seeing CF unset.
	* "Built-in Self Tests"		* "Built-in Self Tests"
	** DRNG is run for 256 samples of OHT validation before being made available to software		** DRNG is run for 256 samples of OHT validation before being made available to software
	** OHT is provided known-bad data and must identify it as "unhealthy"		** OHT is provided known-bad data and must identify it as "unhealthy"
	** Deterministic values are played through the conditioner, and results are verified		** Deterministic values are played through the conditioner, and results are verified

	==Limitations==		==Limitations==
	"The one use case that it is cryptographically insufficient for is to seed a new PRNG, which probably means it is unsuitable for being fed as-is into /dev/random." - [http://www.spinics.net/lists/linux-crypto/msg05883.html H. Peter Anvin], 2011-06-14		"The one use case that it is cryptographically insufficient for is to seed a new PRNG, which probably means it is unsuitable for being fed as-is into /dev/random." - [http://www.spinics.net/lists/linux-crypto/msg05883.html H. Peter Anvin], 2011-06-14

Dank: link to idf slide

2011-10-18T22:22:21Z

link to idf slide

← Older revision		Revision as of 22:22, 18 October 2011
Line 1:		Line 1:
			[[File:Rdrand.jpeg\|right\|thumb\|IDF 2011 RDRAND slide]]
	RDRAND is an instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29. It is [http://www.spinics.net/lists/linux-crypto/msg05883.html expected] to soon be used by [[OpenSSL]].		RDRAND is an instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29. It is [http://www.spinics.net/lists/linux-crypto/msg05883.html expected] to soon be used by [[OpenSSL]].

Dank at 22:00, 26 September 2011

2011-09-26T22:00:22Z

← Older revision		Revision as of 22:00, 26 September 2011
Line 16:		Line 16:
	==See Also==		==See Also==
	* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]		* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]
			* IEEE Spectrum's September 2011 article, [http://spectrum.ieee.org/computing/hardware/behind-intels-new-randomnumber-generator "Behind Intel's New Random-Number Generator"]
	==Thanks==		==Thanks==
	* David Johnston of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!		* David Johnston of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!

	[[CATEGORY: X86]]		[[CATEGORY: X86]]

Dank: /* Thanks */

2011-09-16T01:09:22Z

Thanks

← Older revision		Revision as of 01:09, 16 September 2011
Line 17:		Line 17:
	* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]		* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]
	==Thanks==		==Thanks==
	* David ~~Johnson~~ of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!		* David Johnston of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!

	[[CATEGORY: X86]]		[[CATEGORY: X86]]

Dank: rdrand is not avx

2011-09-16T01:07:42Z

rdrand is not avx

← Older revision		Revision as of 01:07, 16 September 2011
Line 1:		Line 1:
	RDRAND is an ~~[[AVX]]~~ instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29. It is [http://www.spinics.net/lists/linux-crypto/msg05883.html expected] to soon be used by [[OpenSSL]].		RDRAND is an instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29. It is [http://www.spinics.net/lists/linux-crypto/msg05883.html expected] to soon be used by [[OpenSSL]].

	==DRNG Implementation==		==DRNG Implementation==
Line 16:		Line 16:
	==See Also==		==See Also==
	* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]		* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]
			==Thanks==
			* David Johnson of Intel corrected me on 2011-09-15: "RDRAND is not an [[AVX]] instruction. It is a normal instruction." Thanks, David!

	[[CATEGORY: X86]]		[[CATEGORY: X86]]

Dank at 20:48, 6 September 2011

2011-09-06T20:48:56Z

← Older revision		Revision as of 20:48, 6 September 2011
Line 3:		Line 3:
	==DRNG Implementation==		==DRNG Implementation==
	* A "nondeterministic hardware process" provides a 3Gbps entropy source as paired 256-bit values...		* A "nondeterministic hardware process" provides a 3Gbps entropy source as paired 256-bit values...
	** which are distilled through a FIPS-197/NIST SP800-38A AES/CBC-MAC conditioner, yielding single 256-bit values...		** which are distilled through a [[Standards\|FIPS-197/NIST SP800-38A]] AES/CBC-MAC conditioner, yielding single 256-bit values...
	** which seed a "~6Gbps" NIST SP800-90 AES-CTR, computing "not more than 511 128-bit values per seed."		** which seed a "~6Gbps" [[Standards\|NIST SP800-90]] AES-CTR, computing "not more than 511 128-bit values per seed."
	* "Online Health Tests" test the entropy source against mathematical models per-sample and at a 64k window		* "Online Health Tests" test the entropy source against mathematical models per-sample and at a 64k window
	** Each seed requires at least two healthy values (per-sample result)		** Each seed requires at least two healthy values (per-sample result)

Dank at 05:36, 4 August 2011

2011-08-04T05:36:03Z

← Older revision		Revision as of 05:36, 4 August 2011
Line 1:		Line 1:
	RDRAND is an [[AVX]] instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29.		RDRAND is an [[AVX]] instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29. It is [http://www.spinics.net/lists/linux-crypto/msg05883.html expected] to soon be used by [[OpenSSL]].

	==DRNG Implementation==		==DRNG Implementation==

Dank at 05:26, 4 August 2011

2011-08-04T05:26:42Z

← Older revision		Revision as of 05:26, 4 August 2011
Line 12:		Line 12:
	** OHT is provided known-bad data and must identify it as "unhealthy"		** OHT is provided known-bad data and must identify it as "unhealthy"
	** Deterministic values are played through the conditioner, and results are verified		** Deterministic values are played through the conditioner, and results are verified
			==Limitations==
			"The one use case that it is cryptographically insufficient for is to seed a new PRNG, which probably means it is unsuitable for being fed as-is into /dev/random." - [http://www.spinics.net/lists/linux-crypto/msg05883.html H. Peter Anvin], 2011-06-14
	==See Also==		==See Also==
	* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]		* Intel's [http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/ Bull Mountain Software Implementation Guide]

	[[CATEGORY: X86]]		[[CATEGORY: X86]]

Dank at 05:25, 4 August 2011

2011-08-04T05:25:14Z

← Older revision		Revision as of 05:25, 4 August 2011
Line 1:		Line 1:
	RDRAND is an [[AVX]] instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high. It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29.		RDRAND is an [[AVX]] instruction available on Intel processors for which [[CPUID]] sets bit 30 of the ECX register high (starting with [[Ivy Bridge]]). It is available at all privilege levels, and generates 16-, 32- or 64-bit random integer values (64-bit only in long mode). Its single operand is the (general-purpose) destination register. It sets the CF bit of [[EFLAGS]] to 1 if the destination register has been successfully set. Bull Mountain (the DRNG hardware + RDRAND instruction) is said to leverage "[[Standards#Cryptography\|NIST SP800-90, FIPS-140-2, and ANSI X9.82]]." The Bull Mountain hardware is [[SMP on x86\|per-processor package]]. H. Peter Anvin [http://thread.gmane.org/gmane.linux.kernel/1173350 added support] to the Linux kernel 2011-07-29.

	==DRNG Implementation==		==DRNG Implementation==