SMP on x86

(4 intermediate revisions by the same user not shown)

Line 5:

** Found on (all) i7's, [http://www.intel.com/technology/atom/microarchitecture.htm some Atoms], and some P4's and Core2Duo's (especially those with Xeon branding).

** Pentium-M and Celerons usually lack SMT.

* Unduplicated resources are either split or shared between logical cores:

** Shared: reservation stations, data caches

** Split: reorder buffers, load/store buffers

** Duplicated: registers

* No programmable priority control exported, no implicit priorities defined

==Intel MP IDs==

Line 14:

Line 19:

*** Intel MP only addresses homogeneous setups, so these three values are (as of October 2009) equivalent for all processors

*** These last two require leaf level 4 [[cpuid]] support; if it is not provided, the package is a unicore

* APIC ID is formed of SMT_ID|CORE_ID|PACKAGE_ID, having widths defined by the packaging data

* APIC ID is formed of SMT_ID|CORE_ID|PACKAGE_ID, having widths defined by the packaging data:

** SMT_ID is 0 bits on a non-HyperThreaded processor.

** CORE_ID is 0 bits on a unicore package

Line 493:

Line 498:

* "[http://software.intel.com/en-us/articles/multi-core-detect/ Detecting Multicore Processors]", Intel Software Network

[[Category: x86]]

[[CATEGORY: Hardware]]

SMP on x86: Difference between revisions

Dank (talk | contribs)

@@ Line 5: / Line 5: @@
 ** Found on (all) i7's, [http://www.intel.com/technology/atom/microarchitecture.htm some Atoms], and some P4's and Core2Duo's (especially those with Xeon branding).
 ** Pentium-M and Celerons usually lack SMT.
+* Unduplicated resources are either split or shared between logical cores:
+** Shared: reservation stations, data caches
+** Split: reorder buffers, load/store buffers
+** Duplicated: registers
+* No programmable priority control exported, no implicit priorities defined
 ==Intel MP IDs==
@@ Line 14: / Line 19: @@
 *** Intel MP only addresses homogeneous setups, so these three values are (as of October 2009) equivalent for all processors
 *** These last two require leaf level 4 [[cpuid]] support; if it is not provided, the package is a unicore
-* APIC ID is formed of SMT_ID|CORE_ID|PACKAGE_ID, having widths defined by the packaging data
+* APIC ID is formed of SMT_ID|CORE_ID|PACKAGE_ID, having widths defined by the packaging data:
 ** SMT_ID is 0 bits on a non-HyperThreaded processor.
 ** CORE_ID is 0 bits on a unicore package
@@ Line 493: / Line 498: @@
 * "[http://software.intel.com/en-us/articles/multi-core-detect/ Detecting Multicore Processors]", Intel Software Network
 [[Category: x86]]
+[[CATEGORY: Hardware]]