Nehalem: Difference between revisions
No edit summary |
mNo edit summary |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
[[File:Nehalem.svg|thumb|right|Nehalem-EP NUMA arrangement]] | |||
[[File:IAmNehalem.jpg|thumb|right|Ehyeh asher ehyeh]] | [[File:IAmNehalem.jpg|thumb|right|Ehyeh asher ehyeh]] | ||
[[File:Intel Nehalem arch.png|thumb|right|Nehalem microarchitecture]] | [[File:Intel Nehalem arch.png|thumb|right|Nehalem microarchitecture]] | ||
The successor of [[Core 2]], and predecessor of [[Sandy Bridge]]. | |||
* Move to 133MHz [[QPI (Quick Path Interconnect)]], against which the CPU clock is multiplied | * Move to 133MHz [[QPI (Quick Path Interconnect)]], against which the CPU clock is multiplied | ||
* Reintroduction of [[SMP on x86#SMT|SMT (HyperThreading)]] | * Reintroduction of [[SMP on x86#SMT|SMT (HyperThreading)]] | ||
| Line 21: | Line 23: | ||
* Be sure to use register parameter-passing conventions, not the stack, to avoid stalls on store-forward of high-latency floating point stores. | * Be sure to use register parameter-passing conventions, not the stack, to avoid stalls on store-forward of high-latency floating point stores. | ||
* Peak issue rate of 1 128-bit load and 1 128-bit store per cycle. | * Peak issue rate of 1 128-bit load and 1 128-bit store per cycle. | ||
* [[Turbo Boost]] in 133MHz increments | |||
==See Also== | ==See Also== | ||
* The Dark Knight's [http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3448 AnandTech] article, 2008-11-03. | * The Dark Knight's [http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3448 AnandTech] article, 2008-11-03. | ||
[[Category: x86]] | [[Category: x86]] | ||
[[CATEGORY: Hardware]] | |||