Check out my first novel, midnight's simulacra!
Transactional memory: Difference between revisions
From dankwiki
No edit summary |
|||
| Line 6: | Line 6: | ||
==See Also== | ==See Also== | ||
* [http://software.intel.com/en-us/articles/intel-c-stm-compiler-prototype-edition/ Intel Transactional Memory] ABI document | * [http://software.intel.com/en-us/articles/intel-c-stm-compiler-prototype-edition/ Intel Transactional Memory] ABI document | ||
* [http://software.intel.com/en-us/blogs/2012/02/07/coarse-grained-locks-and-transactional-synchronization-explained/ | * James Reinders' "[http://software.intel.com/en-us/blogs/2012/02/07/coarse-grained-locks-and-transactional-synchronization-explained/ Coarse-grained locks and Transactional Synchronization explained]" | ||
* [http://perilsofparallel.blogspot.com/2012/02/transactional-memory-in-intel-haswell. | * Greg Pfister's "[http://perilsofparallel.blogspot.com/2012/02/transactional-memory-in-intel-haswell.htmlTransactional Memory in Intel Haswell: The Good, and a Possible Ugly]" | ||
[[CATEGORY: x86]] | [[CATEGORY: x86]] | ||
[[CATEGORY: Hardware]] | [[CATEGORY: Hardware]] | ||
Latest revision as of 09:20, 14 March 2012
I'm pretty convinced transactional memory is a bunch of crap, frankly.
Update: I'm no longer convinced... Dank 21:53, 13 October 2009 (UTC)
GCC
GCC supports x86 transactional memory as of November 2011 via the -fgnu-tm command line option.
See Also
- Intel Transactional Memory ABI document
- James Reinders' "Coarse-grained locks and Transactional Synchronization explained"
- Greg Pfister's "Memory in Intel Haswell: The Good, and a Possible Ugly"
