CUDA: Difference between revisions
| Line 117: | Line 117: | ||
* Write-combining memory (configured via [[MTRR|MTRRs]] or [[Page Attribute Tables|PATs]]) avoids PCI snoop requirements and maximizes linear throughput | * Write-combining memory (configured via [[MTRR|MTRRs]] or [[Page Attribute Tables|PATs]]) avoids PCI snoop requirements and maximizes linear throughput | ||
** Subtle side-effects; not to be used glibly or carelessly! | ** Subtle side-effects; not to be used glibly or carelessly! | ||
====Texture Processing Cluster==== | |||
Streaming multiprocessors (SPs) are grouped into Texture Processing Clusters (TPCs). Each TPC contains some number of SPs and a single texture cache. The details of these texture caches have not generally been publicized. | |||
===Streaming Multiprocessor=== | ===Streaming Multiprocessor=== | ||