Nehalem: Difference between revisions

No edit summary
No edit summary
Line 9: Line 9:
* Forwarding results between integer, integer SIMD, and FP units adds latency compared to forwards within the domain.
* Forwarding results between integer, integer SIMD, and FP units adds latency compared to forwards within the domain.
* One register may be written per cycle.
* One register may be written per cycle.
* Move to [[QPI (Quick Path Interconnect)]]
* 48 load buffers, 32 store buffers, 10 fill buffers.
* 48 load buffers, 32 store buffers, 10 fill buffers.
* 36 reservation stations (up from 32), 128 ROB entries (up from 96).
* 36 reservation stations (up from 32), 128 ROB entries (up from 96).