Check out my first novel, midnight's simulacra!
Transmeta processors: Difference between revisions
From dankwiki
No edit summary |
No edit summary |
||
| Line 22: | Line 22: | ||
| SDRAM, DDR SDRAM | | SDRAM, DDR SDRAM | ||
|- | |- | ||
| ROWSPAN=" | | ROWSPAN="4" | Efficeon | ||
| rowspan=" | | rowspan="4" | 256-bit + SSE2 | ||
| TM8300 | |||
| 900MHz--1.1GHz | |||
| 128K code, 64K data | |||
| 512K unified | |||
| 100--166MHz DDR | |||
|- | |||
| TM8600 | | TM8600 | ||
| | | 900MHz--1.1GHz | ||
| | | 128K code, 64K data | ||
| | | 1M unified | ||
| | | 100--166MHz DDR | ||
|- | |- | ||
| TM8620 | | TM8620 | ||
Revision as of 05:17, 15 April 2010
| Family | Core | Model | Frequencies | L1 Cache(s) | L2 Cache | Memory interface |
|---|---|---|---|---|---|---|
| Crusoe | 128-bit | TM3200 | 333--400MHz | 64K code, 32K data | none | SDRAM |
| TM5400 | 500--700MHz | 64K code, 64K data | 256K unified | SDRAM, DDR SDRAM | ||
| Efficeon | 256-bit + SSE2 | TM8300 | 900MHz--1.1GHz | 128K code, 64K data | 512K unified | 100--166MHz DDR |
| TM8600 | 900MHz--1.1GHz | 128K code, 64K data | 1M unified | 100--166MHz DDR | ||
| TM8620 | ||||||
| TM8800 |
