Transmeta processors: Difference between revisions

No edit summary
No edit summary
Line 26: Line 26:
|-
|-
| TM5400
| TM5400
|
| BGA-474
| 500--700MHz
| 500--700MHz
| 64K code, 64K data  
| 64K code, 64K data  
| 256K unified
| 256K unified
| 256 entries, 4-associative
| 256 entries, 4-associative
| SDRAM, DDR SDRAM
| SDR/DDR SDRAM 66--133MHz, DDR SDRAM 100--133MHz
|
| 33MHz 32-bit PCI1
|-
|-
| ROWSPAN="5" | Efficeon
| ROWSPAN="5" | Efficeon