Winbond: Difference between revisions
| Line 2: | Line 2: | ||
==[https://www.winbond.com/resource-files/w25n01gv%20revg%20032116.pdf W25N01GV]== | ==[https://www.winbond.com/resource-files/w25n01gv%20revg%20032116.pdf W25N01GV]== | ||
A 1Gb (128MB) Quad-SPI SLC NAND chip of 1K 128KB blocks (each made up of 64 2KB pages), capable of up to 104MHz Quad-SPI. Each page, in addition to the 2048 usable bytes, contains a 64-byte "Spare Area". The | A 1Gb (128MB) Quad-SPI SLC NAND chip of 1K 128KB blocks (each made up of 64 2KB pages), capable of up to 104MHz Quad-SPI. Each page, in addition to the 2048 usable bytes, contains a 64-byte "Spare Area". The majority of the Spare Area is used for ECC and bad block marking, though 2 unprotected and 4 ECC-protected bits are available to the user in each of 4 16-byte lines. | ||
Packagings include: | Packagings include: | ||