Transmeta processors: Difference between revisions

No edit summary
No edit summary
Line 7: Line 7:
! Interface
! Interface
! Frequencies
! Frequencies
! L1 Cache(s)
! L1 Caches
! L2 Cache
! L2 Cache
! TLB
! TLB