Winbond: Difference between revisions
| Line 70: | Line 70: | ||
===Instructions=== | ===Instructions=== | ||
27 instructions are supported. Instruction read is initiated on the falling edge of /CS, and completion indicated by the rising edge. Write, Program, and Erase instructions must drive CS high on a byte boundary (8*n CLK cycles following /CS falling); this is relevant when using Quad-SPI (where a byte requires 2 rather than 8 clocks). Most instructions are ignored when the BUSY bit of SR3 is set. | 27 instructions are supported. Instruction read is initiated on the falling edge of /CS, and completion indicated by the rising edge. Write, Program, and Erase instructions must drive CS high on a byte boundary (8*n CLK cycles following /CS falling); this is relevant when using Dual- or Quad-SPI (where a byte requires 4 or 2 rather than 8 clocks). Most instructions are ignored when the BUSY bit of SR3 is set. | ||
* 0xFF -- RESET. Data corruption can result if RESET is issued while BUSY is high. | * 0xFF -- RESET. Data corruption can result if RESET is issued while BUSY is high. | ||
* 0x9F -- ReadJEDEC, returns 0xEFAA21 | * 0x9F -- ReadJEDEC, returns 0xEFAA21 | ||