Check out my first novel, midnight's simulacra!
Ivy Bridge: Difference between revisions
From dankwiki
No edit summary |
(conform to the sandy bridge implicit template) |
||
| Line 3: | Line 3: | ||
==Microarchitecture== | ==Microarchitecture== | ||
Microarchitecture is expected to be similar to that of [[Sandy Bridge]]. | Microarchitecture is expected to be similar to that of [[Sandy Bridge]]. | ||
== | ==Branding/Differentiation== | ||
==Processor Support== | |||
Ivy Bridge will introduce the "Panther Point" 7-series PCH (Platform Controller Hub), and the second-tier "Patsburg" X79 (this latter will use DMI rather than QPI). Native USB 3.0 and [[PCIe|PCIe 3.0]] support is expected on-chip. | Ivy Bridge will introduce the "Panther Point" 7-series PCH (Platform Controller Hub), and the second-tier "Patsburg" X79 (this latter will use DMI rather than QPI). Native USB 3.0 and [[PCIe|PCIe 3.0]] support is expected on-chip. | ||
[[CATEGORY: x86]] | [[CATEGORY: x86]] | ||
[[CATEGORY: Hardware]] | [[CATEGORY: Hardware]] | ||
Revision as of 08:36, 21 September 2011
A 22nm update to Sandy Bridge, scheduled for release in late 2012. This will be the first chip to feature Intel's new "FinFET" trigate nonplanar transistor technology. Its Panther Point chipset is expected to support PCIe 3.0, while the IGD will add DirectX 11 and OpenCL 1.1 support. Ivy Bridge is expected to continue making use of the LGA1155 socket interface introduced with Sandy Bridge.
Architecture
Microarchitecture
Microarchitecture is expected to be similar to that of Sandy Bridge.
Branding/Differentiation
Processor Support
Ivy Bridge will introduce the "Panther Point" 7-series PCH (Platform Controller Hub), and the second-tier "Patsburg" X79 (this latter will use DMI rather than QPI). Native USB 3.0 and PCIe 3.0 support is expected on-chip.
