Transmeta processors: Difference between revisions

From dankwiki
No edit summary
No edit summary
Line 1: Line 1:
* [[:File:Tm8300tm8600.pdf|TM8300/TM8600 product spec]]
{| border="1"
{| border="1"
! Family
! Family
Line 62: Line 64:
|
|
|}
|}
* [[:File:Tm8300tm8600.pdf|TM8300/TM8600 product spec]]
==See Also==
* The [http://www.sandpile.org/docs/tmta.htm sandpile] has a fine Transmeta collection

Revision as of 00:32, 15 April 2010

Family Core Model Interface Frequencies L1 Cache(s) L2 Cache Memories Peripherals
Crusoe 128-bit TM3200 333--400MHz 64K code, 32K data none SDRAM
TM5400 500--700MHz 64K code, 64K data 256K unified SDRAM, DDR SDRAM
Efficeon 256-bit + SSE2 TM8300 900MHz--1.1GHz 128K code, 64K data 512K unified 100--166MHz DDR SDRAM + SPD 400MHz HyperTransport, AGP 1x/2x/4x
TM8600 900MHz--1.1GHz 128K code, 64K data 1M unified 100--166MHz DDR SDRAM + SPD 400MHz HyperTransport, AGP 1x/2x/4x
TM8620
TM8800

See Also

  • The sandpile has a fine Transmeta collection