Check out my first novel, midnight's simulacra!
Transmeta processors: Difference between revisions
From dankwiki
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
* [[:File:Tm8300tm8600.pdf|TM8300/TM8600 product spec]] | * [[:File:Tm8300tm8600.pdf|TM8300/TM8600 product spec]] | ||
* [[:File:Tm3200.pdf|TM3200 product spec]] | |||
{| border="1" | {| border="1" | ||
| Line 9: | Line 10: | ||
! L1 Cache(s) | ! L1 Cache(s) | ||
! L2 Cache | ! L2 Cache | ||
! TLB | |||
! Memories | ! Memories | ||
! Peripherals | ! Peripherals | ||
| Line 15: | Line 17: | ||
| rowspan="2" | 128-bit | | rowspan="2" | 128-bit | ||
| TM3200 | | TM3200 | ||
| | | BGA-474 | ||
| | | 366--400MHz | ||
| 64K code, 32K data | | 64K 8-associative code, 32K 8-associative data | ||
| none | | none | ||
| SDRAM | | 256 entries, 4-associative | ||
| | | SDR SDRAM 66--133MHz | ||
| 33MHz 32-bit PCI | |||
|- | |- | ||
| TM5400 | | TM5400 | ||
| Line 33: | Line 36: | ||
| rowspan="4" | 256-bit + SSE2 | | rowspan="4" | 256-bit + SSE2 | ||
| TM8300 | | TM8300 | ||
| | | BGA-783 | ||
| 900MHz--1.1GHz | | 900MHz--1.1GHz | ||
| 128K code, 64K data | | 128K code, 64K data | ||
| Line 41: | Line 44: | ||
|- | |- | ||
| TM8600 | | TM8600 | ||
| | | BGA-783 | ||
| 900MHz--1.1GHz | | 900MHz--1.1GHz | ||
| 128K code, 64K data | | 128K code, 64K data | ||
| Line 49: | Line 52: | ||
|- | |- | ||
| TM8620 | | TM8620 | ||
| | | | ||
| | | 900MHz--1.1GHz | ||
| | | | ||
| | | | ||
| Line 58: | Line 61: | ||
| TM8800 | | TM8800 | ||
| | | | ||
| | | 1.1GHz--1.7GHz | ||
| | | | ||
| | | | ||
