Check out my first novel, midnight's simulacra!

Transmeta processors: Difference between revisions

From dankwiki
No edit summary
No edit summary
Line 7: Line 7:
! Interface
! Interface
! Frequencies
! Frequencies
! L1 Cache(s)
! L1 Caches
! L2 Cache
! L2 Cache
! TLB
! TLB