Check out my first novel, midnight's simulacra!
Transmeta processors: Difference between revisions
From dankwiki
No edit summary |
No edit summary |
||
| Line 36: | Line 36: | ||
| SDR/DDR SDRAM 66--133MHz, | | SDR/DDR SDRAM 66--133MHz, | ||
DDR SDRAM 100--133MHz | DDR SDRAM 100--133MHz | ||
| 33MHz 32-bit | | 33MHz 32-bit PCI | ||
|- | |- | ||
| ROWSPAN="5" | Efficeon (256-bit + SSE2) | | ROWSPAN="5" | Efficeon (256-bit + SSE2) | ||
