Transmeta processors

From dankwiki
Revision as of 01:08, 15 April 2010 by Dank (talk | contribs) (Created page with '{| border="1" ! Family ! Model ! Frequencies ! L1 Cache(s) ! L2 Cache |- | Crusoe | | | | |- | ROWSPAN="3" | Efficeon | TM8600 | | | |- | TM8620 | | | |- | TM8800 | | | | |}')
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Family Model Frequencies L1 Cache(s) L2 Cache
Crusoe
Efficeon TM8600
TM8620
TM8800