Check out my first novel, midnight's simulacra!
Transmeta processors
From dankwiki
| Family | Core | Model | Frequencies | L1 Cache(s) | L2 Cache | Memory interface |
|---|---|---|---|---|---|---|
| Crusoe | 128-bit | TM3200 | 333--400MHz | 64K code, 32K data | none | SDRAM |
| TM5400 | 500--700MHz | 64K code, 64K data | 256K unified | SDRAM, DDR SDRAM | ||
| Efficeon | 256-bit | TM8600 | ||||
| TM8620 | ||||||
| TM8800 |
