Check out my first novel, midnight's simulacra!
Direct Cache Access: Difference between revisions
From dankwiki
No edit summary |
No edit summary |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 3: | Line 3: | ||
*EAX: Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h) | *EAX: Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h) | ||
*EBX: Reserved | *EBX: Reserved | ||
ECX: Reserved | *ECX: Reserved | ||
EDX: Reserved</blockquote> | *EDX: Reserved</blockquote> | ||
I've got a list of [[Hardware detritus#NICs|DCA-enabled NICs]]. | I've got a list of [[Hardware detritus#NICs|DCA-enabled NICs]]. | ||
DCA requires both hardware and software support. Its successor, [[DDIO]], does not. | |||
==See Also== | |||
*[http://www.stanford.edu/group/comparch/papers/huggahalli05.pdf "Direct Cache Access for High Bandwidth Network I/O"] | |||
*[http://doi.ieeecomputersociety.org/10.1109/MC.2004.223 "TCP Onloading for Data Center Severs"] | |||
*[http://www.eecs.umich.edu/techreports/cse/2004/CSE-TR-505-04.pdf "Analyzing NIC Overheads in Network-Intensive Workloads"] | |||
[[Category: Hardware]] | |||
[ | [[Category: x86]] | ||
Latest revision as of 01:06, 22 January 2023
From Intel Application Note 485, "Intel Processor Identification and the CPUID Instruction", section 3.1.10:
When EAX is initialized to a value of 9, the CPUID instruction returns DCA information in the EAX, EBX, ECX and EDX registers:
- EAX: Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h)
- EBX: Reserved
- ECX: Reserved
- EDX: Reserved
I've got a list of DCA-enabled NICs.
DCA requires both hardware and software support. Its successor, DDIO, does not.
