Sandy Bridge: Difference between revisions
No edit summary |
|||
| Line 8: | Line 8: | ||
* Branch prediction can use multiple target sizes, depending on relative distance, and multiple history widths, depending on branch variance | * Branch prediction can use multiple target sizes, depending on relative distance, and multiple history widths, depending on branch variance | ||
* 2 load/store ports using symmetric addressing (2 loads or stores can execute at once) | * 2 load/store ports using symmetric addressing (2 loads or stores can execute at once) | ||
* 100MHz [[Turbo Boost]] increments as compared to [[Nehalem|Nehalem's]] 133Mhz | * 100MHz [[Turbo Boost]] increments as compared to [[Nehalem|Nehalem's]] 133Mhz, and more bins when multiple cores are in use | ||
===Instruction Window=== | ===Instruction Window=== | ||