Sandy Bridge: Difference between revisions
No edit summary |
|||
| Line 1: | Line 1: | ||
[[File:Sandybridge.jpg|thumb|right|Sandy Bridge microarchitecture]] | [[File:Sandybridge.jpg|thumb|right|Sandy Bridge microarchitecture]] | ||
[[File:Sandybridgedie.jpg|thumb|right|Sandy Bridge die]] | [[File:Sandybridgedie.jpg|thumb|right|Sandy Bridge die]] | ||
Intel released Sandy Bridge in January 2011 as the major successor to [[Nehalem]]. Core i7, i5 and i3 variants were released simultaneously. Sandy Bridge can support an on-die integrated graphics processor. All Sandy Bridge processors to date use the new LGA 1155 socket ("Socket H2"), the successor to LGA 1156 ("Socket H"). The P67, H67, and | Intel released Sandy Bridge in January 2011 as the major successor to [[Nehalem]]. Core i7, i5 and i3 variants were released simultaneously. Sandy Bridge can support an on-die integrated graphics processor. All Sandy Bridge processors to date use the new LGA 1155 socket ("Socket H2"), the successor to LGA 1156 ("Socket H"). The P67, H67, Q67 and B65 chipsets ("Platform Controller Hub" or PCH in recent Intel terminology) have been released to support Sandy Bridge, and are compatible with all current variants. It exhibits the ring-based bus designed for [[Larrabee]] (introduced on [[Nehalem|Nehalem EX]]) and supports [[AVX]] instructions. Sandy Bridge processors (and their on-die IGP) are based on a 32nm process. | ||
==Microarchitecture== | ==Microarchitecture== | ||